

Unit-5


- Design for testability (DFT) refers to those design techniques that make test generation and test application cost-effective.
- DFT methods for digital circuits:
 - Ad-hoc methods
 - Structured methods:
 - Scan
 - Partial Scan
 - Built-in self-test (BIST)
 - Boundary scan
- DFT method for mixed-signal circuits:
 - Analog test bus


Scan Design Techniques




Scan Flip-Flop (SFF)







Level-sensitive scan design (LSSD)




- •The *level-sensitive* aspect of the method means that a sequential circuit is designed so that the steady-state response to any input state change is independent of the component and wire delays within the circuit.
- •Also, if an input state change involves the changing of more than one-input signal, the response must be independent of the order in which they change.
- In LSSD, all internal storage is implemented in hazard-free polarity-hold latches


Boundary Sean (BS) IEEE 1149.1 Standard

- Developed for testing chips on a printed circuit board (PCB).
- A chip with BS can be accessed for test from the edge connector of PCB.
- BS hardware added to chip:
 - Test Access port (TAP) added
 - Four test pins
 - A test controller FSM
 - A scan flip-flop added to each I/O pin.
- Standard is also known as JTAG (Joint Test Action Group) standard.


- Developed to test interconnect between chips on PCB
 - Originally referred to as JTAG (Joint Test Action Group)
 - Uses scan design approach to test external interconnect
 - No-contact probe overcomes problem of "in-circuit" test:



Boundary scan test (BST)




Boundary Scan Test Logic




PC board test with boundary scan

FIGURE 10-13: PC Board with Boundary Scan ICs



Link I/O cells of all ICs into one long scan chain

Boundary Scan Cell Architecture



BS Cell Operation

Operational	Data				
Mode	Transfer				
Normal	$IN \rightarrow OUT$				
Scan	$S_{IN} \rightarrow CAP$				
Capture	$IN \rightarrow CAP$				
Update	$CAP \rightarrow UPD$				

Boundary Scan Architecture

Additional logic :

instructions operations

1 Boundary Scan cell per I/O pin BS Chain (I/O buffers) Test Access Port (TAP) User Defined Registers - 4-wire interface TDI TMS Bypass Register TCK TDI Instruction Decoder TDO TAP controller Instruction Register 16-state FSM · controlled by TMS & TCK various registers for

TAP Controller